Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
G
go4egor
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Vratislav Chudoba
go4egor
Commits
dc5c0c4a
Commit
dc5c0c4a
authored
Jun 17, 2018
by
Vratislav Chudoba
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Additional parameter files added.
parent
1f84a9c7
Changes
4
Show whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
75 additions
and
0 deletions
+75
-0
VME_crate
VME_crate
+33
-0
rootlogon.C
analysis/rootlogon.C
+6
-0
csi_l_ec.clb
csi_l_ec.clb
+18
-0
csi_r_ec.clb
csi_r_ec.clb
+18
-0
No files found.
VME_crate
0 → 100644
View file @
dc5c0c4a
//===================================================================
//== VME exp1212 Ne17
//== Version: 2012-28-11
//===================================================================
Mod. Position in Go4 Description
VME crate
v785 5 Q1[16]; X strips SSD
5 Q2[16]; Y strips SSD
v785 6 C1[16]; Ampl. from CsI (circle)
v785N 7 C2[16]; Ampl. from CsI (square)
v775N 9 TDC[16]; Times from plastics
v775 11 TR1[16]; Times from DSD rings
11 TS1[16]; Times from DSD sectors
v775 13 TQ1[16]; Times from X strips SSD
13 TQ2[16]; Times from Y strips SSD
v792N 15 QDC[16]; Ampl. from plastics
MADC 17 R1[16]; Ampl. from DSD rings
17 S1[16]; Ampl. from DSD sectors
v560N 20 SCR[16]; Scaler
Position in Go4 Description
CAMAC crate
1 x1[32] X wires of MWPC1
2 y1[32] Y wires of MWPC1
3 x2[32] X wires of MWPC2
4 y2[32] Y wires of MWPC2
analysis/rootlogon.C
0 → 100644
View file @
dc5c0c4a
{
gInterpreter
->
AddIncludePath
(
"/home/vratik/go4-5.3.0/include"
);
gInterpreter
->
AddIncludePath
(
"/home/vratik/workspace/AculUtils/TELoss"
);
gSystem
->
Load
(
"../libUserAnalysis.so"
);
gSystem
->
Load
(
"../../AculUtils/libTELoss.so"
);
}
csi_l_ec.clb
0 → 100644
View file @
dc5c0c4a
2
16
-3.62033 0.0235087 0
-5.36917 0.0246292 0
-3.91981 0.0215374 0
-3.47199 0.0167729 0
-5.0431 0.0289834 0
-5.47012 0.0249777 0
-5.79983 0.0324013 0
-4.00923 0.0188227 0
-3.91723 0.0240321 0
-5.38505 0.0238277 0
-3.41659 0.0202165 0
-3.95748 0.0179072 0
-3.79927 0.0226147 0
-4.14434 0.019276 0
-5.04039 0.0300023 0
-4.31159 0.0195095 0
csi_r_ec.clb
0 → 100644
View file @
dc5c0c4a
2
16
-6.25653 0.0406268 0
-6.28996 0.0280802 0
-5.36917 0.0335573 0
-6.28585 0.0285721 0
-6.28775 0.0388133 0
-7.93716 0.0365768 0
-6.72746 0.0415276 0
-7.79352 0.0355869 0
-5.01481 0.0293264 0
-8.83538 0.042683 0
-6.77619 0.0374375 0
-7.94696 0.0397348 0
-6.45848 0.0354862 0
-7.82143 0.03872 0
-5.65492 0.0300794 0
-6.57978 0.0317864 0
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment